INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449

Attorney Docket No. 2885/56	Serial No. 10/009,649
Applicant(s) Martin Vorbach et al.	
Filing Date May 29, 2002	Group Art Unit 2192

U.S. PATENT DOCUMENTS

EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
	6,173,419	01-09-2001	Barnett			
	6,668,237	12-23-2003	Guccione et al.			
	6,836,842	12-28-2004	Guccione et al.			

FOREIGN PATENT DOCUMENTS

EXAMINER'S	DOCUMENT			•		TRANSLAT	ION
INITIALS	NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	YES	NO
			***************************************				A

OTHER DOCUMENTS

AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.			
Ballagh et al., "Java Debug Hardware Models Using JBits," 8th Reconfigurable Architectures Workshop, 2001, 8 pages.			
	Systems with JHDL," Journal of VLSI Signal Processing, Vol. 28, pp. 29-45.		
Guccione et al., "JBits: Java based interface for recon	figurable computing," Xilinx, Inc., San Jose, CA, 1999, 9 pages.		
Price et al., "Debug of Reconfigurable Systems," Xili	nx, Inc., San Jose, CA, Proceedings of SPIE, 2000, pp. 181-187.		
Sundararajan et al., "Testing FPGA Devices Using JF pages.	Bits," Proc. MAPLD 2001, Maryland, USA, Katz (ed.), NASA, CA, 8		
/Thuy Dao/	DATE CONSIDERED 12/07/2010		
	Ballagh et al., "Java Debug Hardware Models Using Bellows et al., "Designing Run-Time Reconfigurable Kluwer Academic Publishers, The Netherlands, 2001 Guccione et al., "JBits: Java based interface for recon Price et al., "Debug of Reconfigurable Systems," Xili Sundararajan et al., "Testing FPGA Devices Using JE pages.		

considered. Include copy of this form with next communication to applicant.